



# **TTM635VME/TTM350VXI**

## **Time and Frequency Processor**

Revision D

User's Guide

8500-0138

December, 2005

**TTM635VME/bc350VXI  
TIME AND FREQUENCY PROCESSOR**

**TABLE OF CONTENTS**

<b>SECTION</b>	<b>PAGE</b>
<b>CHAPTER ONE</b>	
<b>INTRODUCTION</b>	
1.0 General.....	1-1
1.1 Key Features .....	1-1
1.2 Physical Overview .....	1-2
1.3 Specifications.....	1-3
1.3.1 Time Code Reader .....	1-3
1.3.2 Time Code Generator.....	1-3
1.3.3 Bus Characteristics .....	1-3
1.3.4 Digital Inputs .....	1-4
1.3.5 External 10MHz Input/Output.....	1-4
1.3.6 Digital Outputs.....	1-4
1.3.7 Oscillator Control Output .....	1-4
1.4 Environmental Specifications .....	1-4
1.5 Theory of Operation.....	1-5
1.5.1 Time .....	1-5
1.5.1.1 Time Sync Mode.....	1-5
1.5.1.2 Time Format.....	1-5
1.5.1.3 Set Time .....	1-5
1.5.1.4 Set Year.....	1-5
1.5.1.5 Set Local Offset .....	1-5
1.5.1.6 Set Propagation Delay .....	1-6
1.5.1.7 Days .....	1-6
1.5.2 Time Code.....	1-7
1.5.2.1 Decode .....	1-7
1.5.2.2 Generate .....	1-7
1.5.3 Signals.....	1-8
1.5.3.1 Heartbeat (Periodic) Output.....	1-8
1.5.3.2 Strobe Output.....	1-8
1.5.3.3 Event Input.....	1-8
1.5.3.4 Frequency Output .....	1-8
1.5.4 Interrupts.....	1-9
1.5.5 Oscillator Parameters .....	1-9
1.5.6 RTC Functions .....	1-9
1.5.7 Board Reset.....	1-9

## TABLE OF CONTENTS

### CHAPTER TWO INSTALLATION AND SETUP

2.0 VME/VXI Compatibility Switches.....	2-1
2.1 VMEbus Base Address Selection .....	2-2
2.2 bc350VXI Logical Address Selection .....	2-2
2.3 Jumper Blocks.....	2-3
2.4 Installation .....	2-6

### CHAPTER THREE INTERFACES

3.0 General.....	3-1
3.1 Data Input and Output.....	3-1

### CHAPTER FOUR FIFO DATA PACKETS

4.0 General.....	4-1
4.1 Writing Data Packets .....	4-1
4.1.1 Packet "A" - Select TFP Operational Mode .....	4-3
4.1.2 Packet "B" Set Major Time .....	4-5
4.1.3 Packet "C" Command Input.....	4-6
4.1.4 Packet "D" Load D/A Converter .....	4-6
4.1.5 Packet "F" Heartbeat (Periodic) Control .....	4-6
4.1.6 Packet "G" Offset Control .....	4-9
4.1.7 Packet "H" Set Time Code Format for Mode 0.....	4-10
4.1.8 Packet "T" Clock Source Select .....	4-10
4.1.9 Packet "J" Send Data TO GPS Receiver .....	4-11
4.1.10 Packet "K" Select Generator Code .....	4-11
4.1.11 Packet "L" Set Real Time Clock .....	4-11
4.1.12 Packet "M" Local Time Offset Select (GPS Modes Only) .....	4-12
4.1.13 Packet "N" Offset Control, Limited.....	4-12
4.1.14 Packet "O" Request Data From The TFP .....	4-12
4.1.15 Packet "P" Path Selection .....	4-18
4.1.15.1 Lower Nibble Bit Descriptions .....	4-19
4.1.15.2 Upper Nibble Bit Descriptions .....	4-20
4.1.16 Packet "Q" Set Disciplining Gain.....	4-20
4.1.17 Packet "S" Set Year .....	4-21
4.1.18 Packet "T" IRIG-B Leap Second Notification and Response .....	4-21
4.1.19 Packet "U" User LED Decimal Point .....	4-22

**CHAPTER FIVE  
PROGRAMMING EXAMPLES**

5.0 General..... 5-1  
5.1 Reading Time on Demand ..... 5-1  
5.2 External Event Time Capture ..... 5-2  
5.3 Program Periodic Frequency of 1000 HZ..... 5-3  
5.4 Set Mode 1 and the Major Time ..... 5-3  
5.5 Select Mode 0 (IRIGB)and Advance TFP 2.5 Milliseconds ..... 5-3

**CHAPTER SIX  
INPUTS AND OUTPUTS**

6.0 Inputs and Outputs ..... 6-1

**CHAPTER SEVEN  
ADJUSTMENTS**

7.0 General..... 7-1

**APPENDIX A  
ANTENNA REPLACEMENT KIT**

A.0 Antenna Replacement Kit ..... A-1

## TABLE OF CONTENTS

This Page Intentionally Left Blank.

## CHAPTER ONE

---

### INTRODUCTION

#### 1.0 GENERAL

The TTM635VME/TTM350VXI Time and Frequency Processor User's Guide provides the following information:

- Introduction and theory of operation description.
- Installation and setup.
- Detailed operation and programming interfaces.
- Input and output signals.
- Programming examples.

#### 1.1 KEY FEATURES

The Time and Frequency Processor (TFP) has been designed with the following key features:

- Time on demand (days through 0.1 microseconds) with zero latency. This feature is implemented with hardware registers that latch the current time upon host request.
- Event logging (days through 0.1 microseconds). This feature is implemented with a second set of hardware registers. Time is captured on a positive or negative input edge.
- Five operational modes are supported. Modes are distinguished by the reference source.

Mode	Source Of Synchronization
0	Timecode - IRIGA IRIGB XR3 2137
1	Free running - on board VCXO used as reference.
2	1 pps - accepts input one pulse per second.
3	RTC - uses battery backed on board real time clock IC.
6	GPS (optional) - uses GPS receiver/antenna

- Provides an output clock synchronized to the selected reference; programmable 1, 5, or 10MHz TTL.
- All modes of operation are supplemented by flywheel operation. For example, if synchronization source is lost, the TFP will continue to function at the last known reference rate.

## CHAPTER ONE

- Generates synchronized IRIG B timecode. Modulated and DC level shift formats are produced simultaneously. Also generates IRIG H DC level shift.
- Programmable frequency output (periodics) is provided. The periodic output operates in the synchronous or asynchronous mode.
- A time coincidence strobe output is provided. Programmable from hours through milliseconds. This strobe also has an each second mode programmable to milliseconds.
- Five maskable interrupt sources are supported. IRQ levels one through seven are programmable.

<b>Int. #</b>	<b>Source Of Interrupt</b>
<b>0</b>	External event input has occurred.
<b>1</b>	Periodic output has occurred.
<b>2</b>	Time coincidence strobe has occurred.
<b>3</b>	One second epoch (1pps output) has occurred.
<b>4</b>	Output data packet is available.

- Time-of-day, hours, minutes, and seconds are displayed on front panel LED's. Status information is provided by the decimal points on the LEDs.
- Most inputs and outputs are accessible via the P2 connector.

### 1.2 PHYSICAL OVERVIEW

The TFP is a B size module (6U X 160 mm). Operation is controlled by a block of thirty-two D16 registers written and read by the host via the VMEbus (A16 : D16). The TFP is available in two versions. The TTM635VME is intended for use in a VMEbus system with most I/O signals available on rows A and C of the P2 connector. The TTM350VXI is intended for use in a VXIbus system, and is shipped without a P2 connector. A dipswitch is used to select VME or VXI register compatibility. In VMEbus systems the register block can be located on any 64-byte boundary. In VXIbus systems the register block can be located at any of the 256 logical addresses (A15 and A14 must be high). The logical address is returned during an interrupt acknowledge cycle.

## 1.3 SPECIFICATIONS

### 1.3.1 TIMECODE READER

<b>Format – AM</b>	IRIG A IRIG B XR3 2137 NASA 36.
<b>Carrier Range</b>	+/- 50ppm.
<b>Modulation Ratio</b>	3:1 to 6:1.
<b>Input Amplitude</b>	1 to 5 volts peak to peak.
<b>Input Impedance</b>	10K $\Omega$ AC coupled.

<b>Format - DCLS</b>	IRIG A IRIG B NASA 36.
<b>Carrier Range</b>	+/- 50ppm.
<b>Input Amplitude</b>	TTL/CMOS Compatible
<b>Input Impedance</b>	10K $\Omega$ DC coupled.

### 1.3.2 TIMECODE GENERATOR

<b>Format - AM</b>	IRIG B.
<b>Modulation Ratio</b>	3:1.
<b>Output Amplitude</b>	0 to 10 volts peak to peak, adjusted by VR1, into 50 $\Omega$ .

<b>Format - DCLS</b>	IRIG B IRIG H
<b>DC Level Shift</b>	TTL/CMOS compatible, into 50 $\Omega$ .

### 1.3.3 BUS CHARACTERISTICS

<b>Address Space</b>	A16, AM codes \$29 and \$2D, 64 bytes.
<b>Data Transfer</b>	D16.
<b>Interrupter</b>	D08(0), I(1-7), ROAK.
<b>Power</b>	+5 @ 750 millamps +12 @ 100 milliams (VCXO) +12 @ 350milliamp (OCXO continuous) +12 @ 600 milliams (OCXO warmup) -12 @ 30 milliams



## 1.3.4 DIGITAL INPUTS

<b>Event Capture</b>	TTL/CMOS positive or negative edge triggered.
	20 nanoseconds minimum width 250 nanoseconds minimum period.
	Input impedance 10K $\Omega$

<b>External Ipps</b>	TTL/CMOS positive edge on time.
	Twenty nanoseconds minimum width.
	Input impedance 10K $\Omega$

## 1.3.5 EXTERNAL 10MHz INPUT/OUTPUT

<b>10MHz Input</b>	TTL/CMOS 45% To 55% Duty Cycle.
	1.5 To 4 Volts Peak-To-Peak, AC coupled 2.5KHz impedance.

*Note:* When an ovenized or rubidium onboard oscillator is used, the external 10MHz input feature is disabled. Instead the output of the ovenized or rubidium oscillator appears on this pin. It can only drive a single high impedance load.

## 1.3.6 DIGITAL OUTPUTS

<b>Ipps</b>	TTL/CMOS positive edge on time, 200mS positive pulse, into 50 $\Omega$ .
<b>Periodics</b>	TTL/CMOS positive edge on time, into 50 $\Omega$ . (See section 4.1.5)
<b>Strobe</b>	TTL/CMOS positive edge on time, 1mS positive pulse, into 50 $\Omega$ .
<b>1, 5, 10MHz Clock</b>	TTL/CMOS positive edge on time, 5 & 10MHz square wave, 1MHz 80/20 duty cycle, into 50 $\Omega$ .

## 1.3.7 OSCILLATOR CONTROL OUTPUT

<b>Control Range</b>	0 – 5V
<b>Transfer Coefficient</b>	Positive

## 1.4 ENVIRONMENTAL SPECIFICATIONS

<b>Temperature</b>	Operating	0 to 70 $^{\circ}$ centigrade.
	Non-Operating	-30 to +85 $^{\circ}$ centigrade.
<b>Relative Humidity</b>	Operating	85% @ +85 $^{\circ}$ C, 1000 hours.
<b>Altitude</b>	Operating	-400 to 18,000 meters MSL.

## 1.5 THEORY OF OPERATION

This section describes the functions provided by the TTM635VME/TTM350VXI Time and Frequency Processor (TFP).

### 1.5.1 TIME

These register offsets and command packets control how the TFP card acquires and maintains time data. The user may use these interfaces to select where to obtain time data, whether or not to manipulate the time data and how to present the time data to the user system.

#### 1.5.1.1 TIME SYNC MODE

This command packet allows the user to select the operating mode (time source) of the TFP device. Available modes are Time Code Decoding, Freerunning, External 1PPS, RTC & GPS (Optional). (See chapter 4, FIFO Data Packet “A”.)

#### 1.5.1.2 TIME FORMAT

The event time capture and time registers of the TFP default to the decimal time format. The major time registers are divided into 4 bit fields for each decimal digit of days, hours minutes and seconds. For the GPS mode only, the time registers can operate in the binary format where major time is represented as seconds since the GPS epoch. (See Chapter 3, register offsets 0C through 1E, and chapter 4, FIFO Data Packet “P”)

#### 1.5.1.3 SET TIME

This command packet allows the user to set the time on the TFP device. Decimal time values can be entered into the time registers. This function is typically used when operating in either the Freerunning or External 1PPS modes. While the function may be used when operating in Time code or GPS modes, subsequent time data received from the selected reference source will overwrite the loaded time. (See chapter 4, FIFO Data Packet “B”)

#### 1.5.1.4 SET YEAR

This command packet allows the user to set the year data. Typically, this function is used when the board is operating in time code decoding mode. Many time code formats (including standard IRIG B) do not include year information in the data. Using this function will allow the TFP device to extract the time of year data from the time code source while using year information provided by the user. The board will decode the year and roll over the days for a leap year (365-366-001) or a non-leap year (365-001). The supported range is 1990 – 2037. The board will follow the input time source (after a 1 second delay) if the input rollover day sequence does not match the board rollover day sequence as defined by the programmed year. (See chapter 4, FIFO Data Packet “S”)

## CHAPTER ONE

### 1.5.1.5 SET LOCAL OFFSET

This function allows the user to program a local offset of 1-hour increments into the TFP device, and is used in GPS modes only. If the local offset value is nonzero, the device will adjust any reference timing information in order to maintain a local time in TFP clock. Use of this function only affects the time data in the TIME and EVENT registers described in paragraph 3.1. (See chapter 4, FIFO Data Packet “M”.)

### 1.5.1.6 SET PROPAGATION DELAY

This function allows the user to command the TFP device to compensate for propagation delays introduced by the currently selected reference source. For example, when the unit is operating in Time code decoding mode, a long cable run could result in the input time code having a propagation delay. The delay value is programmable in units of 100ns and has an allowed range from -9999999 through +9999999. (See chapter 4, FIFO Data Packet “G”.)

### 1.5.1.7 DAYS

When a time source signal is not present at board power up, the board will begin counting at day 000. The following two tables show the results of the midnight end of year rollover cases. The TFP can be operated to count days in two modes.

For the default Day 000 Invalid Mode, the TFP will not accept an input day of 000. Table 1.1 shows the possible combinations of current board state and input source data on the left side, and the result of the midnight rollover on the right side. Note that the table includes combinations such as where the board is set to a non-leap year, but the source is in a leap year. For the Freerun cases the board is loaded with a day and time just before the midnight rollover. In the Timecode cases the board is set to the year shown, and the board tracks the time source through the midnight rollover.

(See chapter 4, FIFO Data Packet “P”.)

**Table 1.1 Day 000 Invalid Mode**

Combination number	Board year-day	Input mode	Source Year	Source day	Board year	Board day	Notes
1.1.1	99	Timecode	N/A	000 – 001	99	Freerun – 001	1
1.1.2	99	Timecode	99	365 – 001	99 – 00	365 – 001	
1.1.3	99	Timecode	00	365 – 366	99 – 00	365 – 366	2
1.1.4	99	Timecode	00	366 – 001	99 – 00	366 – 001	3
1.2.1	99-365	Freerun	N/A	N/A	99 – 00	365 – 001	

Combination number	Board year-day	Input mode	Source Year	Source day	Board year	Board day	Notes
1.2.2	99-366	Freerun	N/A	N/A	99 – 00	366 – 001	
2.1.1	00	Timecode	00	365 – 366	00	365 – 366	
2.1.2	00	Timecode	99	365 – 001	00	365 – 001	4
2.1.3	00	Timecode	00	366 – 001	00 – 01	366 – 001	
2.2.1	00-365	Freerun	N/A	N/A	00	365 – 366	
2.2.2	00-366	Freerun	N/A	N/A	00 – 01	366 – 001	

Note 1: The board goes to flywheel mode when the input timecode day is 000. After the source timecode transitions to day 001 the board will begin tracking the input timecode.

Note 2: The board will go to day 001 for about one second, then to day 366

Note 3: The board will go to year 00 at the day rollover 366 - 001.

Note 4: Day will go to 366 for about one second, then go to day 001

For the optional Accept Day 000 Mode, the TFP will accept an input source with an input day of 000. Table 1.2 shows the possible combinations for this mode.

**Table 1.2 Accept Day 000 Mode**

Combination number	Board year-day	Input mode	Input Year	Input day	Board year	Board day	Notes
3.1.1	99	Timecode	N/A	000	99	000 – 001	
3.1.2	99	Timecode	99	364 – 365	99	364 – 365	
3.1.3	99	Timecode	99	365 – 001	99 – 00	365 – 001	5
3.1.4	99	Timecode	00	365 – 366	99 – 00	365 – 366	6
3.1.5	99	Timecode	00	366 – 001	99 – 00	366 – 001	5
3.2.1	99-000	Freerun	N/A	000	99	000 – 001	
3.2.2	99-364	Freerun	N/A	364	99	364 – 365	
3.2.3	99-365	Freerun	N/A	365	99 – 00	365 – 000	
3.2.4	99-366	Freerun	N/A	366	99 – 00	366 – 000	
4.1.1	00	Timecode	N/A	000 – 001	00	000 – 001	
4.1.2	00	Timecode	00	365 – 366	00	365 – 366	
4.1.3	00	Timecode	00	366 – 001	00 – 01	366 – 001	5
4.1.4	00	Timecode	99	365 – 001	00	365 – 001	7
4.2.1	00-000	Freerun	N/A	N/A	00	000 – 001	
4.2.2	00-365	Freerun	N/A	N/A	00	365 – 366	
4.2.3	00-366	Freerun	N/A	N/A	00 - 01	366 – 000	

Note 5: Day went to 000 for about one second, then went to day 001

## CHAPTER ONE

Note 6: Day went to 000 for about one second, then went to day 366

Note 7: Day went to 366 for about one second, then went to day 001

### 1.5.2 TIME CODE

These command packets provide access to functions controlling TFP card operation while decoding time code. These functions allow the user to control both the time code decoding and time code generating circuits of the device.

#### 1.5.2.1 DECODE

This command packet allows the user to select the format and modulation types associated with an input timing signal. These values control how the device attempts to decode the input time code. These values may be set regardless of the mode but will only be used in time code decoding mode. The format defines the type of the time code data. The modulation defines the envelope for the signal. The default format is IRIG B and the default modulation envelope is AM (amplitude modulated). (See chapter 4, FIFO Data Packet “H”.)

#### 1.5.2.2 GENERATE

This command packet allows the user to select the format of the time code that will be generated by the TFP device. The time code generator supports IRIG B and IRIG H DCLS. (See chapter 4, FIFO Data Packet “K”.)

### 1.5.3 SIGNALS

This register offset and command packet group provides access to functions that control various hardware timing signals either decoded or generated by the TFP card.

#### 1.5.3.1 HEARTBEAT (PERIODIC) OUTPUT

This function allows the user to command the TFP to produce a clock signal at a specified frequency. The heartbeat signal, also referred to as a periodic, can be either synchronous or asynchronous to the internal 1PPS epoch in the TFP device. This functionality is implemented in hardware on the TFP device by an Intel 82C54 counter timer chip. The heartbeat circuit has two 16 bit divisors, which are clocked by the counter. As the output of the first divisor provides the clock for the second divisor, manipulating the divisor values results in various frequencies and duty cycles. The output of this circuitry is capable of creating a VME bus interrupt. See Section 4.1.5 for a description of how to program the heartbeat output. (See chapter 4, FIFO Data Packet “F”.)

### 1.5.3.2 STROBE OUTPUT

This feature allows the user to command the TFP to produce a hardware signal at a particular time, or at a particular point during each one-second interval. When major/minor mode is selected, a hardware signal will be produced when the internal time of the TFP device matches the values entered for the major and minor strobe registers. The major time in hours, minutes and seconds may be supplied in addition to the milliseconds loaded in the minor strobe register. When minor mode is selected, a strobe signal is produced every second when the internal millisecond count in the TFP device matches the value entered in the minor strobe register. The output of this circuitry is capable of creating a VME bus interrupt. (See chapter 3, register offsets 18 through 1C, 24, 28 and 2A.)

### 1.5.3.3 EVENT INPUT

This function allows the user to command the TFP device to monitor a hardware timing signal. The source for the signal can be either the External Event input on the device or the output of the Heartbeat (Periodic) mentioned earlier in this chapter. The External Event signal capture may be set to occur on either the rising or falling edge. The Heartbeat signal capture is always on the rising edge. When a signal occurs in the selected format, the time at which the signal occurred is loaded into the event time registers. The capture lockout function can be used to control whether or not subsequent events will overwrite the data in the event time registers. The output of this circuitry is capable of creating a VME bus interrupt. (See chapter 3, register offsets 18 through 1E, 24, 28 and 2A.)

### 1.5.3.4 FREQUENCY OUTPUT

This function allows the user to control the frequency signal output by the TFP device. The available frequencies are 1, 5 and 10 MHz. The default state of this output is 10MHz. (See chapter 3, register offsets 24.)

### 1.5.4 INTERRUPTS

This function allows the user to control the generation of VME bus interrupts by the TFP device. Three control registers are provided to control the VME interrupts. (See chapter 3, register offsets 28, 2A, 2C and 2E.)

### 1.5.5 OSCILLATOR PARAMETERS

This command packet group allows the user to select an external oscillator or the on board oscillator, in addition to enabling/disabling disciplining and jamsyncing. If disciplining and jamsyncing are disabled, the oscillator control DAC can be programmed to hold the oscillator control voltage to a specific value. When the TFP is synchronized to an input time source, the oscillator will be disciplined to the input source signal. The external oscillator control mode only works if a VCXO is on the board.

## CHAPTER ONE

The oscillator has a control range of  $\pm 30$ PPM for the standard VCXO version, and  $\pm 2$ PPM for the optional oven version. If the input time source is outside these limits, the TFP will exhibit periodic slips (if the TFP reference deviates from the input source by more than  $\pm 1$  millisecond, a forced jamsync is performed). If the input time source is lost or removed, the TFP will continue to “flywheel” at the last known code rate. Typical accuracy is five parts in  $10^7$  (two milliseconds of drift per hour).

(See chapter 4, FIFO Data Packets “C”, “D”, “I” and “P”.)

### 1.5.6 RTC FUNCTIONS

A FIFO Packet command allows the user to force the Real Time Clock (RTC) time to the board time. The RTC mode is used to synchronize the TFP to the RTC Time. This mode is not recommended when using the oven oscillator because the accuracy of the RTC is not high enough to ensure that the oven will be able to track it without exceeding the control range of the OCXO.

A Battery Manager is used to enable the battery to power the RTC when the board power is removed. The battery voltage status is monitored by the Battery Manager, and the battery status can be accessed by a FIFO Packet Command. The Battery Manager can be commanded to disconnect the battery so that it does not power the RTC during storage. The battery is automatically re-enabled the next time the board is powered up.

(See chapter 4, FIFO Data Packets “C”, “L” and “O”.)

### 1.5.7 BOARD RESET

This function allows the user to reset the TFP device. This command is useful when starting a test or in the case that unexpected behavior is observed from the card. This function is not used during normal operation.


## CHAPTER TWO

### INSTALLATION AND SETUP

#### 2.0 VME/VXI COMPATIBILITY SWITCHES

The TFP is designed for both VMEbus and VXIbus compatibility. Switches SW2-3 and SW2-4 are used to select the bus protocol. To select VXIbus compatibility set SW2-3 and SW2-4 to the OPEN or OFF position. To select VMEbus compatibility set SW2-3 and SW2-4 to the CLOSED or ON position.

**SW1 and SW2 Location**



**Figure 2-1 Address Switches**

Switch SW2-3 controls the register block addressing within the A16 address space. With this switch in the VXI position, address bits A14 and A15 must be one for A16 selection. Switch SW1 is then used to select the logical address for the module. With SW2-3 in the VME position, the module can be mapped to any 64-byte block in the A16 address space. SW2-1 and SW2-2 set the A14 and A15 address bits, and SW1 is used to set the A13 through A6 address bits.

Switch SW2-4 controls the status/ID byte returned during interrupt acknowledge cycles. With SW2-4 in the VXI position, the Status/ID byte returned during interrupt acknowledge cycles is the logical address set with SW1. When SW2-4 is in the VME position, the Status/ID byte returned during interrupt acknowledge cycles is the user programmable vector loaded into the VECTOR register (discussed in Chapter Three).



## CHAPTER TWO

### 2.1 VMEbus BASE ADDRESS SELECTION

Base address selection for the VMEbus requires the setting of switch SW1 (A6 through A13) and SW2 (A14 and A15). The TTM635VME occupies 64 bytes in the A16 address space and can be freely located on any 64 byte boundary. The correspondence of the switch positions to the address bits is illustrated in Table 2-1.

**Table 2-1**  
**Address Bits Switch Positions**

Address Bit	SW2		SW1								
	A15	A14	A13	A12	A11	A10	A09	A08	A07	A06	
Switch Number	2	1	8	7	6	5	4	3	2	1	A16 address range used. (The BASE address is on the left side.)
Example switch settings for SW1 and SW2.	0	0	0	0	0	0	0	0	0	0	0x0000 - 0x003F
1 = OPEN or OFF	0	0	0	0	0	0	0	0	0	1	0x0040 - 0x007F
0 = CLOSED or ON	0	0	0	0	0	0	0	0	1	0	0x0080 - 0x00BF
	0	0	0	0	0	0	0	0	1	1	0x00C0 - 0x00FF
	0	0	0	0	0	0	0	1	0	0	0x0100 - 0x013F
	...	...	...	...	...	...	...	...	...	...	...
	...	...	...	...	...	...	...	...	...	...	...
	1	1	1	1	1	1	1	0	1	1	0xEFC0 - 0xFEFF
	1	1	1	1	1	1	1	1	0	0	0xFF00 - 0xFF3F
	1	1	1	1	1	1	1	1	0	1	0xFF40 - 0xFF74

To select a base address, set each of the switches to the logical zero (CLOSED or ON) or the logical one (OPEN or OFF) state.

### 2.2 TTM350VXI LOGICAL ADDRESS SELECTION

Logical address selection for the VXIbus requires the setting of switch SW1 (A6 through A13). The TTM350VXI occupies 64 bytes in the A16 address space and can be located at any of the 256 logical addresses within the VXIbus. The correspondence between the switch positions and the address bits, and the logical state corresponding to a switch setting follows the description provided in Section 2.1

## 2.3 JUMPER BLOCKS

**Note:** The GPS antenna described in this manual has been replaced as described in “Appendix A: Antenna Replacement Kit” on page A-1.

The jumper block locations are shown in Figure 2-2. The jumper blocks are not drawn to scale in order to make the numbers more visible. The board silkscreen has labels for the jumper block pin numbers. The ACE III module and Acutime 2000 Smart Antennas are GPS sensor options that are available from Symmetricom, Inc. Provisions for using the board with the now obsolete Acutime Smart Antenna is also provided.

### JP1

With the shunt in the 1-2 position the TFP is configured to use DC level shift input timecode. In the 3-4 or open position the TFP is configured to use modulated timecode. Do not install a jumper on JP1 pins 1-2 if a shunt is installed on JP2A pins 3-4.

### JP2

In the 1-2 position the TFP is configured to use a single ended 1pps GPS input from the Acutime Smart Antenna. In the 3-4 position the TFP is configured to use a differential 1pps input.

### JP2A

A shunt on pins 1-2 enables the differential 1PPS input from the Acutime 2000 Smart Antenna. Do not install a shunt on JP2 pins 1-2 if the ACE III GPS module is installed. With a shunt in the 3-4 position a differential DCLS input can be used. Do not install a jumper on JP1 pins 1-2 if a shunt is installed on JP2A pins 3-4.

### JP3

This jumper block selects the source for the differential output on J4 pins 3 and 4. In the 1-2 position the TFP is configured to use the Acutime or Acutime 2000 Smart Antenna as the GPS sensor. In the 2-3 position the TFP is configured to output differential DCLS.

### JP4

This jumper block is not present on these boards.

### JP5

In the 1-2 position this shunt places a “100Ω” load between the RS-422 input lines. In the 3-4 position the “100Ω” load is bypassed. When the TFP is the terminal device on an RS-422 daisy chain the load should be used. When the TFP is not at the end of the chain the load should be omitted.

### JP6

In the 1-2 position this shunt places GROUND on P2 pin C12. In the 2-3 position the 1, 5, 10MHz clock is driven out of P2 pin C12. Note that the shunt is rotated in the two positions, and that pin 4 is not used in either position.

## CHAPTER TWO

### JP7

This jumper block is for factory use only, and a shunt must not be installed.

### JP8

In the 1-2 position this shunt enables the serial input from the ACE III GPS module. In the 2-3 position it enables the serial input from the Acutime or Acutime 2000 Smart Antenna.

### JP9

This jumper block selects the oscillator type. Install a shunt on the jumper block pins as defined by an X below:


1-2 OSCSEL1	3-4 OSCSEL0	Oscillator Type
		VCXO
X		Future Use
	X	OCXO
X	X	External

### JP10

This jumper block is for factory use only, and shunts must not be installed.

### JP11

This jumper block is configured at the factory to select the X72 voltage input.



**Figure 2-2 Jumper Locations**

## CHAPTER TWO

### 2.4 INSTALLATION

To install the TFP into a computer chassis follow the steps below.

- Remove the IACKIN\*/IACKOUT\* back plane shunt for the TFP slot. This step should be performed even if TFP interrupts are not used.
- TTM635VME users must verify that signals on rows A and C of the P2 connector are not used for VSB or other purposes. The TFP provides signal I/O on rows A and C that may produce a conflict. If a conflict does exist, a solution is to obtain a TTM350VXI with the P2 connector removed.
- Verify that power is off and insert the TFP into the chassis, securing it in the slot by tightening the two front panel screws.

## CHAPTER THREE

---

### INTERFACES

#### 3.0 GENERAL

The TFP occupies 64 bytes in the VMEbus/VXIbus, A16 address space. Refer to Section 2.1 for details on VMEbus Base Address selection, and to Section 2.2 for VXIbus logical address selection. TFP data transfers are D16 with the exception of packet I/O which allows D08(0) transfers. A glossary of key terms commonly used in the discussion of timing operation is provided below.

##### **Epoch**

A reference time or event. Epoch often refers to a one pulse per second event.

##### **Flywheel**

Maintain time or frequency accuracy as well as local resources when a time or frequency reference has been lost or removed.

##### **Periodic**

A programmable frequency which is obtained by dividing the TFP reference frequency. Periodics are sometimes referred to as “heartbeats.” Periodics may optionally be synchronous with the 1pps epoch if the period is expressible as a ratio of integers.

##### **Major Time**

Units of time larger than or equal to seconds. A *day hr:min:sec* format is usually implied.

##### **Minor Time**

Subsecond time to whatever resolution is supported.

##### **Packet**

A group of bytes conforming to a defined structure. Packets are usually used in bit serial or byte serial data transmission to allow framing of the transmitted data.

#### 3.1 DATA INPUT AND OUTPUT

Communication with the TFP is performed using a set of memory mapped registers. These registers may be read only (R), write only (W), or read/write (R/W). In some cases a read/write register is structured to support dissimilar data in the read and write directions. Table 3-1 summarizes the type of register located at each hexadecimal offset, and provides a brief description of the register function. The data format and detailed descriptions of each register are provided in the next section.

Table 3-1

TFP Register Map Summary			
HEX Offset	Type	Label	Function Read/Write
0	R	ID Register.	VXIbus ID Register
2	R	Device.	VXIbus Device Type Register
4	R/W	Status/Control.	VXIbus Status / Control Registers
6-08			Reserved
0A	R	TIMEREQ	Time Request (Time Latching Strobe)
0C	R	TIME0	Requested Time (includes status byte)
0E	R	TIME1	Requested Time
10	R	TIME2	Requested Time
12	R	TIME3	Requested Time
14	R	TIME4	Requested Time
16	R	EVENT0	Event Time
18	R/W	EVENT1 / STROBE1	Event Time/Strobe Time
1A	R/W	EVENT2 / STROBE2	Event Time/Strobe Time
1C	R/W	EVENT3 / STROBE3	Event Time/Strobe Time
1E	R	EVENT4	Event Time
20	R/W	UNLOCK	Release Lockout/Capture Time
22	R/W	ACK	Acknowledge Register
24	R/W	CMD	Command Register
26	R/W	FIFO	FIFO Input/Output (D16 or D08[O])
28	R/W	MASK	Interrupt Mask
2A	R/W	INTSTAT	Interrupt Status
2C	R/W	VECTOR	Interrupt Vector
2E	R/W	LEVEL	Interrupt Level
30-3E			Reserved

**Offset 0x00****ID REGISTER****Reset Value 0xFEf4**

This register was implemented to satisfy the VXIbus Specification. Bit assignments are as follows:

Table 3-2

Bit #	15-14	13-12	11-0
Use Of Field	Device Class	Addressing Modes	Manufacturer's ID
TFP Meaning	Register Based	A16 Only	0xef4

**Offset 0x02                  DEVICE                  Reset Value 0xF350**

This register simply contains (in the case of an A16 only device) a manufacturer's card ID.

**Offset 0x04                  STATUS                  Reset Value 0xFFFF**

The TFP does not support VXibus initialization and diagnostic features. The reset value is always returned.

**Offset 0x04                  CONTROL                  Reset Value 0xFFFE**

Writing to this register with bit 0 set will deassert any pending interrupts and will clear all used bits in offsets 0x20 through 0x2E (except FIFO at offset 0x28). Writing to this register with bit zero cleared has no effect. All other bits are ignored during a write.

**Offset 0x0A                  TIMEREQ                  Reset Value NA**

Reading this register latches the current time and status into offsets 0x0C through 0x14. The value read is indeterminate.

**\*\*\* WARNING \*\*\***

Many compilers will optimize out of existence an assignment made to a local variable if that variable is not used. For example, the following code snippet may not read offset 0x0A.

```
timeptr = (short *) (BASE + 0x0A);           /* initialize pointer */
local_dummy = *timeptr++;                   /* latch the time ?? */
read_time(timeptr);                          /* read the time */
```

The following form is recommended. Use of the global prevents optimizing out.

```
timeptr = (short *) (BASE + 0x0A);           /* initialize pointer */
global_dummy = *timeptr++;                  /* latch the time */
read_time(timeptr);                          /* read the time */
```

<b>Offset 0X0C</b>	<b>TIME0</b>	<b>Reset Value NA</b>
<b>Offset 0X0E</b>	<b>TIME1</b>	<b>Reset Value NA</b>
<b>Offset 0X10</b>	<b>TIME2</b>	<b>Reset Value NA</b>
<b>Offset 0X12</b>	<b>TIME3</b>	<b>Reset Value NA</b>
<b>Offset 0X14</b>	<b>TIME4</b>	<b>Reset Value NA</b>

For clarity the above offsets have been grouped.



Table 3-3

Bit #	15-12	11-8	7-4	3-0
<b>TIME0 Field</b>	Not Defined	Not Defined	Status (Note 1)	Days Hundreds
<b>TIME1 Field</b>	Days Tens	Days Units	Hours Tens	Hours Units
<b>TIME2 Field</b>	Minutes Tens	Minutes Units	Seconds Tens	Seconds Units
<b>TIME3 Field</b>	10E-1 Seconds	10E-2 Seconds	10E-3 Seconds	10E-4 Seconds
<b>TIME4 Field</b>	10E-5 Seconds	10E-6 Seconds	10E-7 Seconds	Not Defined

<b>Offset 0x16</b>	<b>EVENT0</b>	<b>Reset Value NA</b>
<b>Offset 0x18</b>	<b>EVENT1</b>	<b>Reset Value NA</b>
<b>Offset 0x1A</b>	<b>EVENT2</b>	<b>Reset Value NA</b>
<b>Offset 0x1C</b>	<b>EVENT3</b>	<b>Reset Value NA</b>
<b>Offset 0x1E</b>	<b>EVENT4</b>	<b>Reset Value NA</b>

For clarity the above offsets have been grouped.

Table 3-4

Bit #	15-12	11-8	7-4	3-0
<b>EVENT0 Field</b>	Not Defined	Not Defined	Status (Note 1)	Days Hundreds
<b>EVENT1 Field</b>	Days Tens	Days Units	Hours Tens	Hours Units
<b>EVENT2 Field</b>	Minutes Tens	Minutes Units	Seconds Tens	Seconds Units
<b>EVENT3 Field</b>	10E-1 Seconds	10E-2 Seconds	10E-3 Seconds	10E-4 Seconds
<b>EVENT4 Field</b>	10E-5 Seconds	10E-6 Seconds	10E-7 Seconds	Not Defined

Note 1:

bit 7	1 = RTC Battery failure	0 = RTC Battery OK
bit 6	1 = frequency offset > 5E7 in Mode 0	0 = frequency offset < 5E7 in Mode 0
	1 = frequency offset > 5E8	0 = frequency offset < 5E8
bit 5	1 = time offset > X microseconds	0 = time offset < X microseconds
	(X = 5 for mode 0, X = 2 more all other modes)	
bit 4	1 = flywheeling (not locked)	0 = locked to selected reference

<b>Offset 0x18</b>	<b>STROBE1</b>	<b>Reset Value 0xXX00</b>
<b>Offset 0x1A</b>	<b>STROBE2</b>	<b>Reset Value 0x0000</b>
<b>Offset 0x1C</b>	<b>STROBE3</b>	<b>Reset Value 0x0000</b>

For clarity the above offsets have been grouped.

Table 3-5

Bit #	15-12	11-8	7-4	3-0
<b>STROBE1 Field</b>	Not Defined	Not Defined	Hours Tens	Hours Units
<b>STROBE2 Field</b>	Minutes Tens	Minutes Units	Seconds Tens	Seconds Units
<b>STROBE3 Field</b>	10E-1 Seconds	10E-2 Seconds	10E-3 Seconds	Not Defined

**Offset 0x20                  UNLOCK                  Reset Value NA**

A read of this register releases the time capture lockout function if it has been enabled. See “CMD OFFSET 0x24” for additional details. The data read from this offset is meaningless. A write to the UNLOCK register acts as a secondary time latching strobe. Time is latched in EVENT0 - EVENT4. This feature allows the host to capture two times independently.

**Offset 0x22                  ACK                  Reset Value 0xXX00**

Table 3-6

Bit #	Control	Function (SET = “1” = High Voltage, CLEAR = “0” = Low Voltage)
<b>0</b>	TFP HOST	SETS bit to acknowledge the receipt of a valid input packet from host CLEARS bit by writing to this register with bit 0 SET.
<b>1</b>		Reserved
<b>2</b>	TFP HOST	SETS bit when output FIFO contains a data packet. CLEARS bit by writing to this register with bit 2 SET. This bit can generate a VMEbus interrupt. (see OFFSET 0x2A INTSTAT).
<b>3</b>		Reserved
<b>4</b>	TFP HOST	SETS bit if output FIFO contains data. CLEARS bit if output FIFO empty. CLEARS output FIFO by writing to this register with bit four SET.
<b>5</b>		Reserved
<b>6</b>		Reserved
<b>7</b>	HOST	<i>Must</i> write to this register with bit seven SET to cause TFP to take action on the data packet previously written to the input FIFO. This will generate an interrupt to the TFP microcontroller.
<b>8-15</b>		Reserved

Offset 0x24

CMD

Reset Value 0xXX00

This register is used to command the TFP to perform specific functions.

Table 3-7

Bit #	Name	Function							
0	LOCKEN	Event capture lockout (0 = disable lockout 1 = enable lockout). Prevents a new event from overwriting a previous event until an <i>UNLOCK</i> is performed (see OFFSET 0x20 UNLOCK).							
1	HBEN <sup>(1)</sup>	Enable periodic time capture (0 = disable 1 = enable). When enabled the periodic output is logically OR'ED with the event input, and the time of the periodic may be read in EVENT0 - EVENT4.							
2	EVSENSE	Event capture sense select (0 = rising edge 1= falling edge).							
3	EVENTEN	Event capture enable (0 = disable 1 = enable).							
4	STREN	Time coincidence output strobe enable (0 = disable 1 = enable).							
5	STRMODE	Strobe mode (0 = use major and minor time 1 = use minor time only). In mode (1) an output strobe is produced each second.							
6	FREQSEL0	0	10	1	5	0	1	1	1
			MHz		MHz		MHz		MHz
7	FREQSEL1	0		0		1		1	
8-15	Reserved								

NOTE (1): Internal routing of the periodic to the event will not generate an event interrupt; the periodic interrupt will be generated and may be used.

Offset 0x26

FIFO

Reset Value NA

Reads take data from the output FIFO. Writes place data into the input FIFO. Both the input FIFO and the output FIFO may also be accessed via D08(O) at offset 0x27. Each FIFO has a depth of 512 bytes.

Data must be written to and read from the FIFO in the following data packet format.

byte 1	0x01	header byte (ASCII SOH)
byte 2	“A” through “Z”	idbyte (defined in Chapter Four)
byte 3	data	always ASCII i.e. 0 = 0x30
byte 4	data	
.	.	the number of data bytes varies
byte N	data	
byte N+1	0x17	tail byte (ASCII ETB)

Offset 0x28

MASK

Reset Value 0xXX00

Table 3-8

Bit #	INT #	Source Of Interrupt
0	0	External event input has occurred.
1	1	Periodic pulse output has occurred.
2	2	Time coincidence strobe has occurred.
3	3	The one pulse per second (1pps) output has occurred.
4	4	A data packet is available in the output <i>FIFO</i> .
5-15		Reserved

Writing a one to the mask bit corresponding to that source enables an interrupt source. Writing a zero to the mask bit corresponding to that source disables an interrupt source.

Offset 0x2A

INTSTAT

Reset Value 0xXX00

The INTSTAT register has the same basic structure as the MASK register. The TFP sets bits zero through four of this register depending upon which interrupt source generated the interrupt. The INTSTAT register bits are set regardless of the state of the mask bits. This feature allows the host to poll for the occurrence of the interrupt sources. Writing to the INTSTAT register, with the corresponding bit(s) set, clears INTSTAT bits.

**\*\*\* WARNING \*\*\***

It is the transition of an INTSTAT bit from a zero to a one that causes an interrupt to be generated (assuming that the corresponding MASK bit was set). If the host does not clear the bit in the INTSTAT register it is not possible to generate a second interrupt. It is good programming practice to clear the INTSTAT register immediately after interrupts have been enabled.

Offset 0x2C

VECTOR

Reset Value 0xXX00

The VECTOR register holds the eightbit Status/ID byte that the TFP will return during interrupt acknowledge cycles for VMEbus applications.

## CHAPTER THREE

### Offset 0x2E      LEVEL      Reset Value 0xXX00

The LEVEL register selects the level at which an interrupt will be generated. Only bits zero through two are used. These bits are encoded as follows:

Bit			IRQ Level
0	0	0	Disabled
0	0	1	IRQ1
0	1	0	IRQ2
0	1	1	IRQ3
1	0	0	IRQ4
1	0	1	IRQ5
1	1	0	IRQ6
1	1	1	IRQ7

## **CHAPTER FOUR**

---

### **FIFO DATA PACKETS**

#### **4.0 GENERAL**

Communication with the TFP is performed using a byte serial data packet protocol. The packet bytes are read from, and written to the TFP, using D08(O) transfers at offset 0x27 or D16 transfers at offset 0x26. In the case of a D16 transfer, only the low order byte is used. The packet structure is defined in Chapter Three, “OFFSET 0x26”. Table 4-1 shows a summary of the Data Packet commands. Some of the parameters that are programmed by packets are stored in the CPU non-volatile memory (NVM). (See Table 4-2)

#### **4.1 WRITING DATA PACKETS**

The following steps should be followed when loading data packets to the TFP. Failure to perform one or more of these steps correctly is a common reason for customer support calls.

- Write the packet to the input FIFO.
- Clear bit 0 of the ACK register by writing 0x01 to the ACK register.
- Inform the TFP that an input packet is available by writing 0x80 to the ACK register.
- The TFP will set bit 0 of the ACK register when the packet is processed.

When the host sets bit seven of the ACK register, an interrupt to the TFP CPU is generated. The TFP service routine performs minimalist packet integrity checking. The TFP checks that the first packet byte is 0x01 (ASCII SOH). If the SOH is found, the TFP loads FIFO data into an input buffer until a byte value of 0x17 (ASCII ETB) is found. The packet is then processed in accordance with the idbyte value. When processing is complete, the TFP sets bit zero of the ACK register, clears the input FIFO, and resumes its previous task. If an SOH is not the first packet byte, if more than 40 bytes are read before encountering an ETB, or if the idbyte value is invalid, then TFP clears the FIFO, clears bit zero of the ACK register, and resumes its previous task.

**Table 4-1  
Data Packet Command Summary**

<b>ID</b>	<b>Reset</b>	<b>Command</b>
A	Note 1	Set TFP Timing Mode
B	N/A	Set Major Time
C	N/A	Command Input
D	0	Load D/A Converter
F	N/A	Set Heartbeat (Periodic) Control
G	0	Set Propagation Delay Offset Control
H	B	Set Time Code Format for Mode 0
I	I	Clock Source Select
J	N/A	Send Data to GPS Receiver (TTM637VME/TTM357VXI only)
K	B	Select Generator Code
L	N/A	Set Real Time Clock
M	0	Local Time Offset Select
O	N/A	Request Data from the TFP
P	01	Path Selection
Q	N/A	Set Disciplining Gain
S	00	Set Year
U	0	User LED Decimal Point

**Data Packet Response Summary**

<b>ID</b>	<b>Reset</b>	<b>Command</b>
o-0	N/A	Request RTC Time
o-1	0	Request Current D to A Value
o-2	N/A	Request Leap Seconds (Currently GPS Specific)
o-3	N/A	Request RTC Year
o-4	00	Request Year
o-a	Note 1	Request Selected Mode (mode number is binary, not ASCII)
o-b	N/A	Request Firmware Version
o-c	N/A	Request Battery Status
o-f	N/A	Request Periodic Control
o-g	0	Request Propagation Delay Offset
o-h	B	Request Time Code Format
o-i	I	Request Clock Source
o-k	B	Request Generator Code
o-m	0	Request Local Time Offset
o-p	01	Request Path
o-q	N/A	Request Disciplining Gain
o-t	N/A	Request Oscillator Jumper Settings J9

**Note One:** TTM635VME/TTM350VXI resets to Mode 0 (Time Code)  
TTM637VME/TTM357VXI resets to Mode 6 (GPS)

#### 4.1.1 PACKET “A” SELECT TFP OPERATIONAL MODE

This packet contains a single data byte (zero through seven) that defines the TFP operational mode. The mode is saved in the CPU NVM. The modes are enumerated below.

byte	1	SOH
byte	2	“A”
byte	3	mode (binary byte, not ASCII number)
byte	4	ETB

##### **Mode 0 (Zero) Time Code Decoding Mode**

The TFP uses an input timecode as the timing reference. See packet “H” for time codes supported. Both modulated carrier and DC level shift formats are supported (DC level shift is not supported for 2137 or XR3 codes). The TFP locks its crystal oscillator to the input code rate.

##### **Mode 1 Free Running Mode**

This mode is virtually the same as Mode 2. Without a 1pps input the TFP runs at the last known oscillator frequency. Major time can be set with the “B” packet. The TFP timebase can be adjusted with packet “D.”

##### **Mode 2 External 1 pps Mode**

The TFP synchronizes to the signal on the 1pps input. Major time can be loaded with the “B” packet. The acquisition range is the same as described in mode zero.

##### **Mode 3 Real Time Clock Mode**

The TFP synchronizes to the onboard real time clock (RTC) IC, and the major time is also derived from the clock IC. The RTC is battery backed by a non-rechargeable battery.

##### **Mode 6 GPS Mode**

This is an optional mode available with the TTM637VME/TTM357VXI configuration. It is described in a separate User's Guide.

##### **Mode 7 Diagnostic and Default Setting Mode**

Initially this mode was provided to allow the TFP to be photographed. In picture mode the display LEDs lock, while the internal clock continues to count time. The LED display is loaded with static time 12:34:56. As more NVM parameters were added it became useful to use this mode as a means of setting all NVM data to standard defaults. This data and the default values established by mode seven are as follows, see Table 4-2.



**Table 4-2  
Mode 7 Default Values**

Variable	Default	Description
<b>Mode</b>	See Note	TFP Operational Mode
<b>Time Code</b>	IRIG B	Reference Time Code Expected
<b>Format</b>	Modulated	Modulated Time Code Expected
<b>Gencode</b>	IRIG B	TFP Generates IRIG B
<b>Path</b>	1	Path Selection Variable (See “P” Packet)
<b>Local</b>	0	Local Time Offset (GPS Modes Only)
<b>Accum</b>	0	VCXO DAC Value (Nominally Centered)
<b>Leapsec</b>	0	GPS To UTC Leap Second Correction (Only Used In GPS Modes)

The diagnostic utility of this mode resides in the fact that the operator can immediately determine if the host program is communicating properly with the TFP by simply observing the display. To borrow from the classic K&R, to make 12:34:56 appear “you have to be able to create the program text, compile it, run it, and find out where your output went. With these mechanical details mastered, everything else is comparatively easy.”

*Note:* The TTM635VME and TTM350VXI default to Mode 0 (zero). The TTM637VME and TTM350VXI default to Mode 6.

#### 4.1.2 PACKET “B” SET MAJOR TIME

In Mode 1 and Mode 2 the only way to set major time is using this packet. It is not likely that this packet would be used in any other mode since all other modes derive major time from the timing reference signal. The packet format is as follows:

byte	1	SOH
byte	2	“B”
byte	3	days hundreds
byte	4	days tens
byte	5	*days units (Jan 1 is defined as day 001)
byte	6	hours tens
byte	7	hours units
byte	8	minutes tens
byte	9	minutes units
byte	10	seconds tens
byte	11	seconds units
byte	12	ETB

**Note:** All data fields must be in ASCII format.

\*Day 000 is an invalid time code in IRIG time codes. If Day 000 is desired, see “Packet ‘P’ Path Selection.”

NOTE: When in “FREERUN” mode and in all other modes prior to tracking the input time source, the card by default starts generating time beginning with day 000.

The time loaded by packet “B” will not be used until the one second epoch following the load. The TFP increments the time before loading it to output buffer registers. The time is incremented at approximately 918 milliseconds into the current frame, and the buffer registers are loaded 950 milliseconds into the current frame. The buffer registers are transferred to a set of holding registers synchronously with the 1pps output. The time loaded by packet “B” should be input well in advance of the 918 millisecond point in the frame, and should reference the current frame.

#### 4.1.3 PACKET “C” COMMAND INPUT

This packet has a single data byte and is used to direct the TPF to take the specific actions below.

byte	1	SOH	
byte	2	“C”	
byte	3	“1” - “7”	(Definitions Below)
byte	7	ETB	
“1”	Not Used	(Warm Start on Early Software Versions)	
“2”	Software Reset	vectors TFP CPU to Power on Reset Point	
“3”	Jamsynch	Force TFP Minor Time To Zero on the Next 1pps Input	
“4”	Not Used	(Jamsynch Lockout On Early Software Versions)	
“5”	Buf to RTC	Load Current Time to the Real Time Clock IC	
“6”	Variables	Dumps Battery Backed RAM to FIFO (Factory Use Only)	
“7”	Battery Manager	Disables RTC battery during storage. The battery is automatically enabled at the next board power-up.	

NOTE: For more information on the Jamsynch feature, see Packets “G” and “P”.

## CHAPTER FOUR

### 4.1.4 PACKET “D” LOAD D/A CONVERTER

The TFP reference crystal oscillator is voltage controlled using the buffered output of a 16-bit D/A converter as the controlling voltage. Packet “D” allows the user to directly load a 16-bit value to the D/A converter. This feature would allow a user to fine tune the TFP time base in the external oscillator mode. We are not aware of any other use for this packet in normal operation. Since this voltage is routed out of the TFP via pin 9 on the J1 connector to allow external oscillators to be disciplined, it would provide a means to devise a frequency control algorithm independent of the TFP. The format is shown below. (See also bit 3 of the path byte loaded by the “P” packet.)

byte	1	SOH	
byte	2	“D”	
byte	3	“0” - “F”	bits 12-15
byte	4	“0” - “F”	bits 08-11
byte	5	“0” - “F”	bits 04-07
byte	6	“0” - “F”	bits 01-03
byte	7	ETB	

*Note:* All data fields must be in ASCII format.

While the board is disciplining the oscillator and the TFP is locked to the input time source, the current value of the D/A converter is written to NVM 4 times a day. When the board is powered up or reset, the last D/A converter value is used as the startup value until disciplining begins.

### 4.1.5 PACKET “F” HEARTBEAT (PERIODIC) CONTROL

This packet establishes the frequency of the TFP output periodics. The number of output pulses is defined by the following equation.

$$N = 10,000,000 / (n1 * n2)$$

where N = output pulses per second

n1 = a programmable number in the range of 2 to 65535

n2 = a programmable number in the range of 2 to 65535

The “F” packet establishes the value of n1 and n2. There is a one-byte qualifier associated with the “F” packet. This qualifier allows the periodics to be asynchronous or synchronous with respect to the 1pps epoch. If the synchronous format is chosen n1 and n2 must be selected such that N is an integer.

The duty cycle of the output waveform is dependent on the particular values of  $n1$  and  $n2$  selected. Divider  $n2$  physically follows divider  $n1$ . The following example serves as an illustration. If  $n1 * n2 = 20$ , the output frequency is 500kHz. If  $n1$  is selected as ten and  $n2$  is selected as two a square wave is output since the last divider is a divide by two. If  $n1$  is selected as two and  $n2$  is selected as ten the output waveform is a pulse train with a one tenth duty cycle.

The packet "F" format is as follows:

byte	1	SOH
byte	2	"F"
byte	3	"2" for asynchronous "5" for synchronous
byte	4	"0" - "F" m1 bits 12-15
byte	5	"0" - "F" m1 bits 08-11
byte	6	"0" - "F" m1 bits 04-07
byte	7	"0" - "F" m1 bits 00-03
byte	8	"0" - "F" m2 bits 12-15
byte	9	"0" - "F" m2 bits 08-11
byte	10	"0" - "F" m2 bits 04-07
byte	11	"0" - "F" m2 bits 00-03
byte	12	ETB

If a two (asynchronous) qualifier is used then the values of  $n1$  and  $n2$  are the same as the packet values  $m1$  and  $m2$ . If the five (synchronous) qualifier is used, then the values of  $n1$  and  $n2$  are equal of packet values  $m1+1$  and  $m2+1$  respectively. For example, if a synchronous 500KHz square wave is desired then the qualifier byte is five,  $m1 = 9$ , and  $m2 = 1$ . Additional insight into the operation of the counter can be gained by reading the Intel documentation for the 82C54 integrated circuit. The two and five qualifiers correspond to the Intel defined Modes 2 and 5.

The periodic engine of the TTM635/637VME consists of two sections of an INTEL 82C54 programmable interval timer connected in a serial configuration and driven by the TFP 10 MHz reference. Glue logic in one of the logic cell arrays supports both synchronous (with the 1pps epoch) and asynchronous operation. It is helpful (although not essential) to read the INTEL data sheet on the 82C54. Packet "F" allows the user complete access to the serial counters using standard INTEL loading protocols.

Two counter modes are supported; 1pps synchronous and asynchronous. It is the responsibility of the user to select the appropriate mode. No error checking is performed by the TTM635/637VME firmware. The synchronous mode should only be selected if the number of output counts per second is an integer. If the number of counts per second is not an integer then the asynchronous mode should be used. The number of counts per second is always of the following form:

## CHAPTER FOUR

$$N = (10,000,000) / (n1 * n2)$$

where: N = counts per second

n1 = Counter #1 divide

n2 = Counter #2 divide

The range of values for Counter #1 and #2 is mode dependent as follows.

Asynchronous Mode: 2 to 65535

Synchronous Mode: 3 to 65535

\* \* \* WARNING \* \* \*

Periodic heartbeat pulse/interrupt generation cannot be guaranteed in synchronous mode when counter divide values of two are used.

The two modes of operation are accessed using standard INTEL mode identifiers. For synchronous operation the mode byte must be an ASCII "5." For asynchronous operation the mode byte must be an ASCII "2." The packet format is as follows:

byte	1	SOH.
byte	2	"F."
byte	3	ASCII "2" (asynch) or "5" (synch).
byte	4	ASCII "0" - "F" (n1 bits 2-15).
byte	5	ASCII "0" - "F" (n1 bits 8-11).
byte	6	ASCII "0" - "F" (n1 bits 4-7).
byte	7	ASCII "0" - "F" (n1 bits 0-3).
byte	8	ASCII "0" - "F" (n2 bits 12-15).
byte	9	ASCII "0" - "F" (n2 bits 8-11).
byte	10	ASCII "0" - "F" (n2 bits 4-7).
byte	11	ASCII "0" - "F" (n2 bits 0-3).
byte	12	ETB.

\* \* \* IMPORTANT \* \* \*

When Mode 5 is used, the value of n1 and n2 produced by the 82C54 hardware is n1+1 and n2+1. This is a result of the way INTEL designed the 82C54, and is unrelated to our design.

Example: It is desired to implement 10000 counts per second synchronous with the 1pps.

mode = "5" (synchronous)

n1+1 = 10

n2+1 = 100 (10,000,000) / (10 \* 100) = 10000

byte	1	SOH.
byte	2	"F."
byte	3	"5" (mode).
byte	4	"0."
byte	5	"0."
byte	6	"0."
byte	7	"9" (n1 = 9).
byte	8	"0."
byte	9	"0."
byte	10	"6."
byte	11	"3" (n2 = 99 = 0x63).
byte	12	ETB.

Other values of (n1+1) and (n2+1) could have been used. For example, (n1+1) = 25 and (n2+1) = 40.

#### 4.1.6 PACKET "G" PROPOGATION DELAY OFFSET CONTROL

It is frequently desired to program an offset into the basic TFP timekeeping functions relative to the reference input. For example, if the reference input is an IRIG B timecode, there may be significant cable delay between the IRIG B generator and the TFP location. Packet "G" allows this time difference to be removed by inserting the known amount of offset between the IRIG B reference and TFP locations. The offset is programmable in units of one hundred nanoseconds, and may be positive or negative. The format is shown below.

byte	1	SOH
byte	2	"G"
byte	3	"+" or "-" advance or retard
byte	4	"0" - "9" BCD millisecond hundreds
byte	5	"0" - "9" BCD millisecond tens
byte	6	"0" - "9" BCD millisecond units
byte	7	"0" - "9" BCD microsecond hundreds
byte	8	"0" - "9" BCD microsecond tens
byte	9	"0" - "9" BCD microsecond units
byte	10	"0" - "9" BCD nanosecond hundreds
byte	11	ETB

For the IRIG B scenario described above, a positive offset should be used.

**\* \* \* WARNING \* \* \***

If offsets larger than  $\pm 990$  microseconds are used, then the TFP jamsynch feature must be turned off using packet “P.” The reason for this requirement is that under normal operation if a difference between the reference time and the TFP time is detected to be greater than  $\pm 1$  millisecond the TFP timbers is “jammed” to the reference time so that a lengthy steering process is avoided.

For proper periodic heartbeat pulse/interrupt generation in synchronous mode the heartbeat frequency value must be a “whole” integer number greater than 1Hz.

**4.1.7 PACKET “H” SET TIMECODE FORMAT FOR MODE 0**

Packet “H” allows the host to select the timecode format and modulation type. The packet format is as follows. The timecode format and modulation values are maintained in NVM.

byte	1	SOH
byte	2	“H”
byte	3	format
byte	4	modulation
byte	5	ETB

**Format Choices**

“A”	IRIG A
“B”	IRIG B
“C”	2137 (XR3 with 100Hz symbol rate)
“X”	XR3 (25Hz symbol rate)

**Modulation Choices**

“M”	amplitude modulated sine wave
“D”	pulse code modulation (DC level shift)

DC level shift not is supported for 2137 and XR3 codes.

**4.1.8 PACKET “T” CLOCK SOURCE SELECT**

Packet “T” is used to select the clock source for the TFP. The TFP uses a frequency of 10MHz for all timing functions. The 10 MHz be may derived from the TFP VCXO or it may be supplied from an external oscillator via J1 pin #1 or P2 pin #C22. The packet format is as follows.

byte	1	SOH
byte	2	“T”
byte	3	“E” or “I” External or Internal
byte	4	ETB

On power on the TFP always defaults to the internal oscillator selection. This packet has no effect on boards with Oven Oscillators

#### 4.1.9 PACKET “J” SEND DATA TO GPS RECEIVER

The format and content variations are discussed in the GPS Addendum.

#### 4.1.10 PACKET “K” SELECT GENERATOR CODE

The timecode generated by the TFP is selected by packet “K.” Only two options are available as described below. The generator code type is maintained in NVM.

byte	1	SOH
byte	2	“K”
byte	3	code
byte	4	ETB

##### Code Options

“B” Generate IRIG B amplitude modulated and DC level shift  
 “H” generate IRIG H DC level shift only

#### 4.1.11 PACKET “L” SET REAL TIME CLOCK

This packet loads the battery backed real time clock IC, which is used as the source of major time and 1pps epoch when mode three is selected. The format is shown below.

byte	1	SOH
byte	2	“L”
byte	3	years tens
byte	4	years units
byte	5	months tens
byte	6	months units (January = month 1)
byte	7	day-of-month tens
byte	8	day-of-month units
byte	9	hours tens
byte	10	hours units
byte	11	minutes tens
byte	12	minutes units
byte	13	seconds tens
byte	14	seconds units
byte	15	ETB

All data fields must be in ASCII format. The TFP need not be in mode three when packet “L” is downloaded.



## CHAPTER FOUR

### 4.1.12 PACKET “M” LOCAL TIME OFFSET SELECT (GPS MODES ONLY)

This packet allows time to be displayed with a hour offset. This situation usually arises when the source of time is in an UTC (Universal Time Coordinated) format and the local time is desired to be displayed. The offset only applies to the hour’s digits. This offset is maintained in NVM. The format is as follows.

byte	1	SOH
byte	2	“M”
byte	3	sign “+” or “-”
byte	4	hours tens
byte	5	hours units
byte	6	ETB

The hours are in range, from -12 to +12. A positive sign is used from the prime meridian heading East, and a negative sign is used from the prime meridian heading West. For example, Eastern Standard Time would be -05 relative to UTC.

### 4.1.13 PACKET “N” OFFSET CONTROL, LIMITED

In mode zero this packet allows the user to set a limited offset that will be inserted later in the calculation and therefore allow a more rapid lock.

byte	1	SOH
byte	2	“N”
byte	3	sign “+” or “-”
byte	4	offset in hundreds of microseconds
byte	5	offset tens
byte	6	offset units
byte	7	ETB

This packet places the offset in a position in the calculation that allows jam synchs to zero on the offset rather than on zero time and then track out to the offset as the “G” packet does.

### 4.1.14 PACKET “O” REQUEST DATA FROM THE TFP

This packet is used to request data from the TFP that is not available via the register interfaces. It was added as a “catch all” packet for universal data transfer. This packet has been created with a very extensive format, and additional data will be made available as customer needs and suggestions are addressed. The primary purpose of this packet is to allow the user to verify the integrity of the programmed setup data.

**Note:** The user is advised that repetitively issuing Packet “O” can cause excessive CPU overhead and may disrupt time keeping.

The TFP signals a packet ready condition by setting bit 2 in the ACK register. It is the responsibility of the host to clear this bit by writing to the ACK register with bit 2 set.

Currently seventeen different data packets may be requested using the “O” packet. The formats are as follows:

**Request Format**

byte	1	SOH
byte	2	“O”
byte	3	“0”, “1”, “2”, “3”, “4”, “a”, “b”, “c”, “f”, “g”, “h”, “i”, “k”, “m”, “p”, “q” or “t”
byte	4	ETB

**Response Format “0” Request RTC Time (See Packet “L”)**

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“0” (zero)
byte	4	years tens
byte	5	years units
byte	6	months tens
byte	7	months units
byte	8	day-of-month tens
byte	9	day-of-month units
byte	10	hours tens
byte	11	hours units
byte	12	minutes tens
byte	13	minutes units
byte	14	seconds tens
byte	15	seconds units
byte	16	ETB

**Response Format “1” Request Current D To A Value**

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“1”
byte	4	“0” - “F” bits 12-15
byte	5	“0” - “F” bits 08-11
byte	6	“0” - “F” bits 04-07
byte	7	“0” - “F” bits 00-03
byte	8	ETB

## CHAPTER FOUR

### **Response Format “2” Request Leap Seconds (Currently GPS Specific)**

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“2”
byte	4	leap second tens
byte	5	leap second units
byte	6	ETB

### **Response Format “3” Request RTC Year**

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“3”
byte	4	RTC years tens
byte	5	RTC year units
byte	6	ETB

### **Response Format “4” Request Year**

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“4”
byte	4	years tens
byte	5	year units
byte	6	ETB

### **Response Format “a” Request Selected Mode**

byte	1	SOH	
byte	2	“o” (lower case letter)	
byte	3	“a”	
byte	4	mode binary byte	0 = Time Code
			1 = Freerunning
			2 = External 1PPS
			3 = Real Time Clock
			6 = GPS
			7 = Diagnostic
byte	5	ETB	

**Response Format “b” Request Firmware Version – bytes 4 through 10 define the firmware version, bytes 11 through 13 define the firmware revision.**

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“b”
byte	4	“D”
byte	5	“T”
byte	6	“0” – “9”
byte	7	“0” – “9”
byte	8	“0” – “9”
byte	9	“0” – “9”
byte	10	“0” – “9”
byte	11	“0” – “9”, “A” – “Z”
byte	12	“0” – “9”, “A” – “Z”
byte	13	“0” – “9”, “A” – “Z”
byte	14	ETB

**Response Format “c” Request Battery Status**

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“c”
byte	4	status
byte	5	ETB

**Status Responses**

“1”	Battery Failed
“0”	Battery OK

**Response Format “f” Request Periodic Control**

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“f”
byte	4	“2” for asynchronous “5” for synchronous
byte	5	“0” - “F” m1 bits 12-15
byte	6	“0” - “F” m1 bits 08-11
byte	7	“0” - “F” m1 bits 04-07
byte	8	“0” - “F” m1 bits 00-03
byte	9	“0” - “F” m2 bits 12-15
byte	10	“0” - “F” m2 bits 08-11
byte	11	“0” - “F” m2 bits 04-07
byte	12	“0” - “F” m2 bits 00-03
byte	13	ETB

## CHAPTER FOUR

### Response Format “g” Request Propagation Delay Offset

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“g”
byte	4	“+” or “-” advance or retard
byte	5	“0” - “9” BCD millisecond hundreds
byte	6	“0” - “9” BCD millisecond tens
byte	7	“0” - “9” BCD millisecond units
byte	8	“0” - “9” BCD microsecond hundreds
byte	9	“0” - “9” BCD microsecond tens
byte	10	“0” - “9” BCD microsecond units
byte	11	“0” - “9” BCD nanosecond hundreds
byte	12	ETB

### Response Format “h” Request Timecode Format

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“h”
byte	4	format
byte	5	modulation
byte	6	ETB

### Format Responses

“A”	IRIG A
“B”	IRIG B
“C”	2137 (XR3 with 100Hz symbol rate)
“X”	XR3 (25Hz symbol rate)

### Modulation Responses

“M”	amplitude modulated sine wave
“D”	pulse code modulation (DC level shift)

### Response Format “i” Request Clock Source

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“i”
byte	4	“E” or “I” External or Internal
byte	5	ETB

**Response Format “k” Request Generator Code**

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“k”
byte	4	code
byte	5	ETB

**Code Responses**

“B” generating IRIG B amplitude modulated and DC level shift  
 “H” generating IRIG H DC level shift only

**Response Format “m” Request Local Time Offset**

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“m”
byte	4	sign “+” or “-”
byte	5	hours tens
byte	6	hours units
byte	7	ETB

**Response Format “p” Request Path (See Packet “P”)**

byte	1	SOH
byte	2	“o” (lower case letter)
byte	3	“p”
byte	4	“0” - “F” path upper nibble
byte	5	“0” - “F” path lower nibble
byte	6	ETB

**Upper Nibble Bit Definitions**

bit 3	0 = normal time format (default)	1 = long second format (See Note.)
bit 2	0 = no broadcast of RTC (default)	1 = send packet “o” “0” each sec.
bit 1	0 = use GPS leap seconds (default)	1 = ignore GPS leap seconds
bit 0	0 = FIFO echo off (default)	1 = FIFO echo on

**Lower Nibble Definitions**

bit 3	0 = enable TFP disciplining (default)	1 = disable TFP discipline
bit 2	0 = enable jamsynch (default)	1 = disable jamsynch
bit 1	Not used. Return value not defined.	
bit 0	0 = Accept Day 000	1 = Day 000 invalid (default)

## CHAPTER FOUR

### Response Format “q” Request Disciplining Gain

byte	1	SOH	
byte	2	“o” (lower case letter)	
byte	3	“q”	
byte	4	“0” - “F”	least significant nibble
byte	5	“0” - “F”	second nibble
byte	6	“0” - “F”	third nibble
byte	7	“0” - “F”	most significant nibble
byte	8	sense: “1” = positive, “0” = negative	
byte	9	ETB	

### Response Format “t” Request Oscillator Jumper Settings – this packet reports the state of the shunts on the J9 jumper block.

byte	1	SOH	
byte	2	“o” (lower case letter)	
byte	3	“t”	
byte	4	“0”	
byte	5	code	
byte	6	ETB	

### Code Responses

“0”	External Oscillator
“1”	X72 Oscillator
“2”	OCXO
“3”	VCXO

## 4.1.15 PACKET “P” PATH SELECTION

The path selection might better be called a switch or branch selector. The purpose of this packet is to allow the user to exercise control over certain TFP processes. The path packet is used to download a single byte. Each bit in the byte has a toggling action relative to a TFP function. The format is described below.

byte	1	SOH	
byte	2	“P”	
byte	3	“0” - “F” path upper nibble	
byte	4	“0” - “F” path lower nibble	
byte	5	ETB	

### Upper Nibble Bit Definitions

bit 3	0 = normal time format (default)	1 = long second format (See Note.)
bit 2	0 = no broadcast of RTC (default)	1 = broadcast packet “o” “0” each second
bit 1	0 = use GPS leap seconds (default)	1 = ignore GPS leap seconds
bit 0	0 = FIFO echo off (default)	1 = FIFO echo on

**Lower Nibble Definitions**

bit 3	0 = enable TFP disciplining (default)	1 = disable TFP discipline
bit 2	0 = enable jamsynch (default)	1 = disable jamsynch
bit 1	Not used, write 0	<b>(by decoding year)</b>
bit 0	0 = Accept Day 000	1 = Day 000 invalid (default)

*Note:* TIME0 through TIME4 contain atomic seconds since January 6, 1980. Use only in GPS Mode. (See Table 4-2.)

**4.1.15.1 LOWER NIBBLE BIT DESCRIPTIONS****Bit 0**

In Time Code mode (Mode 0) it is sometimes desired to use day 000. This is an invalid code in IRIG time codes and clearing this bit overrides the normal checking and allows a board lock on this otherwise invalid code. See Chapter Three for a description of the TIME fields (offset 0x0C).

*Note:* Day 001 is always January 1 as per IRIG specifications. We allow day 000 only for those people that want this capability, say for testing purposes (many time-code generators start with Day 000), and are not bothered by an extra day in the year roll over. While in “FREERUN” mode and in all other modes prior to tracking the input time source, the card by default starts generating time from day 000.

For Day 000 vs. Day 001 handling and year rollover behavior see chapter 1, section 1.5.1.7 DAYS.

**Bit 1**

This bit is not used. Write a value of 0 to this bit when the packet is used.

**Bit 2**

Jamsynch is a method employed to match the output 1pps signal to the input time mark. If you change modes of operation on a warmed up unit and want to rush the re-synchronizing you can enable jamsynch, then use Packet “C” to force a jamsynch of the unit, which will cause the 1pps signal to be reset to the time-mark time. There are disadvantages to using this method. If a strobe was scheduled for a time between the flywheeling time and the jamsynch it will be missed in the jump to the new time. There is also a break in the lock for a couple of seconds. Jamsynchs are ineffective on a cold unit that has the oscillator changing frequency at a high rate during warm up. (See also Packet “G”.)

**Bit 3**

Oscillator disciplining might be disabled if you were using an external clock source that requires a different disciplining routine and you are using the on-board DAC and disciplining through a Packet “D.”



## CHAPTER FOUR

### 4.1.15.2 UPPER NIBBLE BIT DESCRIPTIONS

#### Bit 0

When enabled, packets written to the INPUT FIFO will be automatically echoed to the OUTPUT FIFO.

#### Bit 1

This bit is used when you want to report UTC time instead of GPS time. The change is that leap seconds are added to the time to derive UTC.

#### Bit 2

When enabled, the RTC data is automatically inserted into the OUT-FIFO every second. This could be useful if you have a system that is maintaining two different times such as UTC and local time.

#### Bit 3

In GPS mode (Mode 5 or 6) you may want to report the time in seconds from the start of the GPS epoch (seconds from start of January 6, 1980). Some systems may find it easier to deal with time strictly in seconds. The table below reflects that fields TIME1 and TIME2 contain a 32 bit contiguous binary number representing GPS Epoch seconds. The minor time remains in decimal sub-seconds as reflected by Table 4-2.

**Table 4-2**  
**Time0 through Time4 Fields**

Bit #	15-12	11-8	7-4	3-0
TIME0 Field	Not Defined.	Not Defined.	Status.	Unused.
TIME1 Field	2 <sup>28</sup> Seconds.	2 <sup>24</sup> Seconds.	2 <sup>20</sup> Seconds.	2 <sup>16</sup> Seconds.
TIME2 Field	2 <sup>12</sup> Seconds.	2 <sup>8</sup> Seconds.	2 <sup>4</sup> Seconds.	Seconds.
TIME3 Field	10E-1 Seconds.	10E-2 Seconds.	10E-3 Seconds.	10E-4 Seconds.
TIME4 Field	10E-5 Seconds.	10E-6 Seconds.	10E-7 Seconds.	Not Defined.

### 4.1.16 PACKET “Q” SET DISCIPLINING GAIN

This packet allows the gain and sense of the disciplining process to be set via the host bus. Originally this feature was used for Symmetricom developmental purposes, but it would also be indispensable to anyone attempting to discipline an external oscillator using the TFP. The format is as follows. The gain can be set as an eight bit value (for backwards compatibility) using:

byte	1	SOH	
byte	2	“Q”	
byte	3	“0” - “F”	least significant nibble
byte	4	“0” - “F”	most significant nibble
byte	5	sense: “1” = positive, “0” = negative	
byte	6	ETB	

Or as a 16 bit value (to support oscillators that require high gain, for example X72) using:

byte	1	SOH	
byte	2	“Q”	
byte	3	“0” - “F”	least significant nibble
byte	4	“0” - “F”	second nibble
byte	5	“0” - “F”	third nibble
byte	6	“0” - “F”	most significant nibble
byte	7	sense: “1” = positive, “0” = negative	
byte	8	ETB	

#### 4.1.17 PACKET “S” SET YEAR

This packet allows users to set the year in Modes 0, 1, and 2. This is necessary to get the leap year calculator to function in these modes. After writing the year you must wait at least one full second before reading it back using the “O” packet. At powerup the TFP defaults to year 00.

byte	1	SOH
byte	2	“S”
byte	3	years tens
byte	4	years units
byte	5	ETB

#### 4.1.18 PACKET “T” IRIG-B LEAP SECOND NOTIFICATION AND RESPONSE

This packet controls the TFP’s handling of leap second information.

There are two ways, independent of GPS, to inform the TFP that a leap second is going to occur. IRIG-B input bits 60 and 61, Leap Second Pending, and Leap Second Direction, provide one means. The “T+” and “T-“ backplane packets are the other. The “T+” and “T-“ backplane packets are used to manually inform the TFP that a leap second will occur at the end of the current minute. To verify the GPS leap seconds setting, see Packet “P”, upper nibble, bit 1. GPS leap seconds are enabled by default.

A leap second event may occur at the end of December or June (with second preference given to those to those at the end of March or September). Since the system was introduced in 1972 only dates in June and December have been used. For leap second announcements, go to: <http://www.iers.org/news/>, Bulletin C. A positive leap second occurs after UTC 23:59:59, counting 23:59:60 or 23:59:59, prior to 00:00:00 the next day. Negative leap seconds may also occur, where 23:59:58 is followed by 00:00:00.

This packet provides the means to control leap second features:

byte	1	SOH (0x01)
byte	2	“T”
byte	3	subcommand
byte	4	ETB (0x17)

Each subcommand must be in its own packet.

## CHAPTER FOUR

**Note:** For the TTM635VME-91 special, the “T5” mode command has been disabled and the TFP will always default to the “T6” mode if the leap second mode is enabled. This special version of the TFP is also pre-enabled at the factory for the “TA” mode of leap second operation. If the on board non-volatile memory is erased for some reason the “TA” command will need to be re-issued on this special to re-enable automatic leap second insertion and deletion.

### 4.1.18.1 “+” AND “-“ SUBCOMMANDS

These subcommands are used with an IRIG time source that has no leap pending information but will be sending a leap second (add or delete) in the next minute. These subcommands provide the means to inform the TFP that a leap second is pending. These subcommands must be performed during the minute when the leap second will occur, UTC 23:59:xx. It is recommended the T "+" or "-" subcommand is issued at least 10 seconds prior to the leap second event.

- “+” add a second at the end of this minute. . See the “5” and “6” subcommands below to count a 2nd 59<sup>th</sup> second (second 59 will occur twice) or to count a 60<sup>th</sup> second. A positive leap second occurs after UTC 23:59:59, counting 23:59:60 or 23:59:59 prior to time rolling over to 00:00:00 the next day.
- “-“ delete a second from this minute. Second 59 will not occur, where 23:59:58 is followed by 00:00:00.

### 4.1.18.2 “A” AND “Z” SUBCOMMANDS

These subcommands enable and disable the leap second behavior.

- “A” Respond to leap second information in the input IRIG-B control bits or the “+” and “-“ subcommands. This command is required to provide equivalent bits in the output IRIG-B control bits 60 and 61, Leap Second Pending, and Leap Second Direction, regardless of the source of leap second information. Note the [leap pending bits will appear during the last minute before the leap event](#).
- “Z” Ignore leap second information in the input IRIG-B control bits and the backplane “+” or “-“ subcommand, and provide zeros in the equivalent bits in the output IRIG-B control bits 60 and 61, Leap Second Pending, and Leap Second Direction.

These subcommands retain their state in non-volatile memory.

### 4.1.18.3 “5” AND “6” SUBCOMMANDS

These subcommands determine how an added leap second is presented and propagated on the IRIG output.

- “5” If a leap second is added, count an additional “59<sup>th</sup>” second (UTC 23:59:59, 23:59:59, 00:00:00).

“6” If a leap second is added, count a “60<sup>th</sup>” second (UTC 23:59:59, 23:59:60, 00:00:00).

All other subcommands are ignored.

These subcommands retain their state in non-volatile memory.

**Note:** Since the “TA”, “TZ”, “T5” and “T6” commands are saved in non-volatile memory, lock will be momentarily lost when this setting is changed. Lock will not be lost if no change occurs as a result of the command.

**4.1.18.4 SUBCOMMAND EXAMPLES**

Situation and desired response	Packet (s) to send
Time source is IRIG-B with input leap second pending bits (such as IEEE 1344). Turn on the leap second capability and set the TFP to count “59 60” at rollover.	\01 'T' 'A' \17 \01 'T' '6' \17
Time source is IRIG-B without embedded leap second pending information. Manually inform the TFP that a leap second deletion is pending. This command must be implemented during the last minute of the UTC day when the leap second will occur.	\01 'T' '-' \17
Time source is GPS, indicating a leap second is pending. Enable propagation of the leap second pending information via the output IRIG-B control bits 60 and 61, Leap Second Pending, and Leap Second Direction.	\01 'T' 'A' \17
Time source is GPS indicating a leap second is pending. Disable propagation of the leap second pending information via the output IRIG-B control bits 60 and 61, Leap Second Pending, and Leap Second Direction.	\01 'T' 'Z' \17
Time source is IRIG-B without embedded leap second pending information. Manually inform the TFP in the last minute that a leap second addition is coming. Ask for second 59 to be repeated.	\01 'T' '+' \17 \01 'T' '5' \17

**4.1.19 PACKET “U” USER LED DECIMAL POINT**

This packet allows users to control the end panel LED decimal point named User. See Table 6-1 in section 6.0 for a description of the User decimal point. At powerup the User decimal point defaults to the off state.

byte 1 SOH

## CHAPTER FOUR

byte	2	“U”
byte	3	state
byte	4	ETB

### State Options

“1”	LED Decimal point on
“0”	LED Decimal point off (default)

## CHAPTER FIVE

---

### PROGRAMMING EXAMPLES

#### 5.0 GENERAL

The example code fragments in this chapter are written in the C programming language. The examples have been tested at Symmetricom, and should be transportable to most programming environments. A system dependent base address is defined below where “YYYY” indicates a 64 kbyte page of memory used for A16 data and “SSSS” indicates the SW1 and SW2 switch settings.

```
#define BASE          0xYYYYSSSS
```

The following definitions pertain to FIFO data transfer.

```
#define SOH           0x01
#define ETB           0x17
#define FIFO          (short*)(BASE+0x27)
```

The following global variables are also declared and used throughout this chapter.

```
short  dummy, *readptr, time[5];
long   i;
```

#### 5.1 READING TIME ON DEMAND

The following example reads the time from the TFP registers TIME0 through TIME4 and loads this data into the array time[ ]. The time is latched by reading the TIMEREQ register, and the register is assigned to a global variable. In most cases assignment to a global avoids the possibility that the dummy read operation will be removed by an optimizing compiler (beware).

```
readptr = (short*)(BASE + 0x0A);          /* initialize pointer */
dummy = *readptr++;                      /* latch time increment pointer */
for(i=0; i<5; i++) time[i] = *readptr++; /* read the time registers */
```

## 5.2 EXTERNAL EVENT TIME CAPTURE

This example sets up the TFP event capture to occur on a rising edge and generate an interrupt. The time capture lockout mechanism is also used.

```

#define EVENT0                (short*)(BASE+0x16)
#define CMD                   (short*)(BASE+0x24)
#define VECTOR                (short*)(BASE+0x2C)
#define MASK (short*)        (BASE+0x28)
#define INSTAT                (short*)(BASE+0x2A)
#define LEVEL                 (short*)(BASE+0x2E)
#define UNLOCK                (short*)(BASE+0x20)

/* INITIALIZE TFP EVENT HARDWARE */

*CMD = 0x09 ;                /* enable event and lockout */
*VECTOR = 0x40 ;            /* interrupt vector */
*LEVEL = 0x03 ;            /* interrupt level set */
*INSTAT = 0x01 ;          /* clear INSTAT bit */
*MASK = 0x01 ;            /* enable the interrupt */

/* INTERRUPT SERVICE ROUTINE FRAGMENT */

readptr = EVENT0 ;
for(i=0 ; i<5 ; i++) time[i] = *readptr++;
dummy = *UNLOCK ;          /* release capture lockout */
*INSTAT = 0x01 ;          /* clear INSTAT bit */

```

### 5.3 PROGRAM PERIODIC FREQUENCY OF 1,000 HZ

This example uses a generalized `send_packet()` function to program a 1,000 Hz output periodic synchronized to the TFP 1pps epoch.

```
#define ACK      (short*)(BASE+0x22)

void send_packet(char *charptr)
{
  *FIFO = SOH ;
  while(*charptr) *FIFO = *charptr++ ;    /* load body of packet */
  *FIFO = ETB ;
  *ACK = 0x81 ;                          /* command TFP & clear ACK */
  while(!(*ACK & 0x01)) ;                /* wait for TFP acknowledge */
}
/* CODE FRAGMENT WHICH SETS PERIODIC */

send_packet("F500630063") ;             /* 0x0063 = 99 = (100-1) */
```

### 5.4 SET MODE 1 AND THE MAJOR TIME

This example selects the free running mode and sets the TFP major time, using the “B” packet.

```
send_packet("A1") ;                     /* select mode 1 */
*INSTAT = 0x08 ;                        /* clear INSTAT 1pps bit */
while(!(*INSTAT & 0x08)) ;              /* wait for 1pps */
send_packet("B123112233") ;             /* set the days through seconds */
```

### 5.5 SELECT MODE 0 (IRIGB) AND ADVANCE TFP 2.5 MILLISECONDS

The following code fragment selects the mode, timecode, and offset. The last “P” packet is used to disable jamsynchs since the required offset is larger than 990 microseconds. See the “G” packet description for additional details on the jamsynch function.

```
send_packet("A0") ;                     /* select mode 0 */
send_packet("HB") ;                     /* select IRIGB timecode */
send_packet("G+0025000") ;              /* advance 2.5 milliseconds */
send_packet("P04") ;                     /* disable jamsynchs */
```



This Page Intentionally Left Blank.

## CHAPTER SIX

### INPUTS AND OUTPUTS

#### 6.0 INPUTS AND OUTPUTS

The front panel I/O for the TTM635VME and the TTM350VXI (B-size) consists of an LED time and status display, a BNC timecode input, a BNC timecode output, a 15 pin “D” plug. Two different GPS devices are supported. In the configuration that uses the ACE GPS module a SMB GPS ANT connector is provided. The optional configuration that supports the Acutime 2000 Smart Antenna has a 15 pin “D” socket. This configuration can also support the now obsolete Acutime Smart Antenna.

The TTM350VXI (C-size) front panel I/O consists of the LED time and status display, a 15 pin “D” plug, a 15 pin “HD” socket, and a SMB frequency output (corresponding to J1, pin 13). The C-size unit does not carry the BNC connectors for timecode in/out.

The current TFP time *hr:min:sec* is displayed using seven segment LED digits. The time display is incremented at 990 milliseconds into the current frame. The six LED decimal points indicate the TFP status as shown in Table 6-1. The Tracking, Phase and Frequency decimal points correspond to the three status bits of the TIME0 register (see Table 3-3).

Table 6-1  
LED Decimal Point Functions

Position	Name	On Indication	Off Indication
Top	GPS Time <sup>(1)</sup>	No GPS information	TFP has GPS Time
2 <sup>nd</sup>	Tracking <sup>(2)</sup>	TFP In Flywheel State	TFP Tracking
3 <sup>rd</sup>	Phase	Time offset exceeds limits	Time offset within limits
4 <sup>th</sup>	Frequency	Frequency offset exceeds limits	Frequency offset within limits
5 <sup>th</sup>	RTC Battery	Battery Failed or not installed	Battery OK
Bottom	User	Turned on using Packet “U”	Turned off using Packet “U”

(1) In modes 0-3, the GPS Time LED has the same function as the Tracking LED.

(2) In GPS Mode, the Tracking LED will go off when the TFP has UTC time.

Timecode is input using BNC connector J3 or J1-7 for the TTM635VME and the TTM350VXI (B-size). The TTM350VXI (C-size) requires the timecode input via the J1 15 pin socket. Timecode is output on BNC connector J2 or J1-5. The optional J4 15 pin “D” socket connector can also be configured to support differential DCLS input and output using jumpers JP1, JP2A and JP3. The signals on socket J1 and plug J4 are summarized in Table 6-2 on the following page.

**Table 6-2**  
**Socket J1 and Plug J4 Signals**

Signals On J1 15 Pin "DS"		Signals On Optional J4 15 Pin "DP"	
Pin	Signal	Pin	Signal
1	*External 10MHz Input or Ovenized Oscillator Output	1	RS-422 Rx(+)
2	Ground	2	RS-422 Rx(-)
3	Strobe Output	3	RS-422 Tx(+) or DCLS Out(+)
4	1pps Output	4	RS-422 Tx(-) or DCLS Out(-)
5	Time Code Output (AM)	5	Ground
6	External Event Input	6	Not Used
7	Time Code Input	7	GPS 1pps
8	Time Code Return	8	GPS RS-422 1pps(+) or DCLS In (+)
9	Oscillator Control Output	9	GPS RS-422 1pps(-) or DCLS In (-)
10	Not Used	10	Ground
11	Time Code Output (DCLS)	11	GPS RS-422 Tx(-)
12	Ground	12	GPS RS-422 Tx(+)
13	1,5,10 MHz Output	13	Not Used
14	External 1pps Input	14	Ground
15	Periodics Output	15	GPS +12 VDC

\* Pin 1 is an output when the optional ovenized oscillator is installed.

**Table 6-3**  
**TFP Signals on the Optional P2 Connector**

<b>TFP Signals On VMEbus P2</b>	
<b>Pin</b>	<b>Signal</b>
C1	Time Code Input
C2	Time Code Return
C3	Time Code Output (DCLS)
C4	Time Code Output (AM)
C6	External Event Input
C8	Strobe Output
C9	Periodic Output
C10	External 1pps Input
C11	1pps Output
C12	1,5,10MHz Output
C22	10MHz Input
C24	Oscillator Control Output
C18 C20	RS-422 Tx(+) Rx(+)
A18 A20	RS-422 Tx(-) Rx(-)
A26	RS-422 Rx(-) GPS
C26	RS-422 Rx(+) GPS
A28	GPS 1pps (Note 1)

This Page Intentionally Left Blank.

## **CHAPTER SEVEN**

---

### **ADJUSTMENTS**

#### **7.0 GENERAL**

There is only one adjustment on the TFP module, VR1.

#### **7.1 TIME CODE OUTPUT AMPLITUDE ADJUSTMENT**

The time code output amplitude is adjusted using the ten-turn potentiometer VR1 located just below J2, and is accessible with the TFP in place. A value of one volt RMS is common, as is three volts peak-to-peak on the high cycles. Adjust this value to suit the equipment being driven. The range is zero to twenty-four volts peak-to-peak. For some configurations the output amplitude is fixed by resistors R14 and R15 instead of VR1.

This Page Intentionally Left Blank.

## **APPENDIX A**

---

### **ANTENNA REPLACEMENT KIT**

#### **A.0 ANTENNA REPLACEMENT KIT**

Please note that the GPS antenna equipment described in this manual has been superseded by the following Standard Antenna Kit, consisting of:

- One wide-range 5-12 VDC L1 antenna
- One 50 ft. length of Belden 9104 coaxial cable with BNC(m) and TNC(m) connectors
- Adaptors are included for GPS receivers that have a non-BNC antenna connector

The Antenna Kit can be ordered with optional cable lengths and accessories. Please note the following when setting up longer cable runs:

- Using Belden 9104, the maximum cable length without amplification is 150 feet
- Using Belden 9104, the maximum cable length using the optional in-line amplifier is 300 feet
- For cable runs longer than 300 feet, an optional GPS Down/Up Converter kit is available

Other GPS Antenna Options:

- A Lightning Arrestor kit
- A 1:2 splitter (distributes the signal from a single antenna to two GPS receivers)



This Page Intentionally Left Blank.



SYMMETRICOM TIMING & TEST  
MEASUREMENT  
3750 Westwind Blvd.  
Santa Rosa, California 95403 USA  
Tel: 707-528-1230  
Fax: 707-527-6640  
[info@symmetricom.com](mailto:info@symmetricom.com)  
[www.symmetricom.com](http://www.symmetricom.com)

For more information about the complete range of Quality  
Timing Products from the Symmetricom group of companies  
call 1-800-544-0233 in the US and Canada.

Or visit our site on the world wide web at  
<http://www.Symmetricom.com> for continuously updated  
product specifications, news and information.